I. INTRODUCTION
T HE IMPORTANCE of CMOS technology is increasing in radio frequency (RF) design applications owing to the promise of integrating electronic systems on a single silicon chip. Recent work has demonstrated the viability of CMOS low noise amplifiers (LNAs) [1] and mixers [2] ; RF designs are increasingly taking advantage of CMOS technology.
Several studies have claimed that the fundamental noise performance of CMOS amplifiers would be limited by the noise sources of thermal origin, such as the excessive drain noise in the saturation region [3] , [4] and the induced gate noise [1] , [5] at radio frequencies. While complete broad band characterization and accurate modeling of the MOSFET noise are indispensable for future RF circuit designs, the noise behavior in short channel MOSFETs is not well understood.
Simulation of MOSFET noise can play an important role in realizing optimal CMOS RF circuit design by providing a priori noise performance metrics of devices and underlying technology issues. A very popular technique in device noise simulation is the impedance field method (IFM) [6] with Langevin stochastic noise source. Even though the IFM was theoretically extended up to three dimensions [7] , [8] , its practical application has been limited to one-dimensional (1-D) devices [9] . The 1-D simulation conveys simple and insightful results at reasonable computational cost; unfortunately, its accuracy is limited. Recently an alternative technique, using a 1-D Boltzmann transport equation, has been proposed to improve model accuracy for short channel MOSFETs [10] . Nevertheless, the primary weakness involves incorporation of two-dimensional (2-D) dependencies. This problem is particularly acute for state-of-the-art MOSFET technologies because of various second-order effects caused by complex processing such as new drain structures, gate overlap effects, nonuniform doping profiles in the substrate, etc. Hence, in conjunction with process simulation, the capability to exploit multidimensional device simulations to extract physical dependencies of noise is highly attractive.
Recently several studies have reported full 2-D noise simulation results implementing the IFM in a drift-diffusion (DD) based device simulator [11] - [13] . However, the unsatisfactory agreement with experimental data implies that the noise modeling of deep submicron MOSFETs requires not only multidimensional features but also higher order transport models to capture essential dispersive nonequilibrium effects [9] , [13] . The problem is that the expansion to higher order moments in 2-D noise simulation requires substantially increased cost both for implementation and simulation. For example, the hydrodynamic (HD) formulation involves at least four times larger matrices [11] and to date has not been used for 2-D noise analysis.
Fortunately, the nature of the MOSFET provides an important clue that reconciles the tough requirements of MOSFET noise simulation with limited computational resources. The primary issue in understanding noise performance of FETs is the knowledge of the small-signal behavior [14] . Based on Shockley's theory [15] , van der Ziel and Ero [16] have proposed a modeling approach that considers the FET as an active, distributed, nonuniform transmission line. This approach has been refined by Klaassen [17] and has provided basic insight into the behavior of FETs. Such an approach is based on the fact that small-signal transport in MOSFETs is a linear process confined to the shallow inversion layer. A recent simulation result [13] has shown that the noise contribution from the substrate is negligibly small; empirically our results support the same conclusion. On the other hand, once coupled equations converge in multi-dimensional simulation, the solution at each node contains structural information of the whole along with the underlying physics. Namely, the 2-D solutions of the substrate are redundant in 0018-9383/00$10.00 © 2000 IEEE the noise simulation of MOSFETs. Thus the transmission line analogy can incorporate the required second-order effects in noise analysis if accurate local information for the inversion layer is provided by multi-dimensional device simulators. This paper presents a mixed approach for MOSFET noise modeling that combines a 1-D active transmission line model with a 2-D device simulation. Since this approach utilizes only a limited number of local solutions imported from the device simulator, it imposes neither extra simulation time nor more complexity in implementation, regardless of the carrier transport model. This paper is constructed as follows: Section II offers the basic concept of the IFM and Langevin stochastic noise source and introduces practical concerns related to the implementation such as the impedance field formulation and device segmentation error. Then Section III explains how the noise simulation is actually implemented using a commercial device simulator. Finally, Section IV demonstrates noise simulation results for MOSFETs as well as comparisons to measured data using an industrial technology.
II. BASIC THEORY FOR NOISE CALCULATION

A. Impedance Field Method
Fromthemicroscopicpointofview,noiseisduetolocalrandom events of the carriers, which produce fluctuations of carrier velocity or in their number. These local fluctuations can be modeled by a Langevin stochastic source term superimposed on the dc current or bias voltage. The resulting fluctuations propagate to the electrodes and produce noise at the terminal electrodes. The propagation is called the impedance field [9] . Usually the local noisesourceisrepresentedbyacurrentsource,otherwisethenoise voltage sources across different sections are correlated [8] . Then, depending on termination of the electrodes, the impedance field is given either by an impedance or a dimensionless factor [14] . Since the primary interest of this paper is current representations for the drain and gate noise, the respective two electrodes should be short-circuited for ac analysis and the impedance fields should become dimensionless factors.
The basic concept of the IFM [8] is illustrated in Fig. 1 . The current source is the local noise source; and are short-circuited currents induced by at the drain and gate electrodes, respectively. The noisy segment of a MOSFET in Fig. 1(a) can be modeled as a noiseless segment with a Norton generator representing the local fluctuation as shown in Fig. 1(b) . Again it can be reconfigured as Fig. 1(c) . If the spectral density of a noisy segment is given by , its subsequent noise power spectral density at two electrodes and their cross correlation coefficient are given by:
where denotes a complex conjugate; and, Hence the total noise power spectral density and cross correlation coefficient for the entire MOSFET become simply the sum of the components for all segments.
B. Microscopic Noise Source
The dominant noise in MOSFETs is the velocity fluctuation noise and its local spectral density is given by [18] : (6) where denotes a differential amount; operating frequency; electronic charge; carrier density; real part of the noise diffusion coefficient; longitudinal dimension; transverse dimension; azimuthal dimension; Boltzmann's constant; noise temperature; ac mobility. In comparison to the spreading diffusion coefficient ( ), has the same value at thermal equilibrium while its field ( ) or energy ( ) dependancy is different in general. Although may be used as an approximation of [9] , it would be questionable for MOSFETs beyond 0.1 m where the ballistic transport assumes an important role.
C. Impedance Field Formulation
One of the key issues in our approach is how to formulate the dimensionless impedance field . Fig. 2 shows a two-port network representing the MOSFET in a common-gate configuration and with a current source added at . Analysis for the given network gives (see the Appendix, Section A):
D. Network Analysis
To derive the network parameters s at , suppose a MOSFET is divided into segments like Fig. 3 . Each segment of the MOSFET can be represented by its localized small-signal circuit, which is commonly used in SPICE, where the following parameters are applicable.
gate-to-source capacitance; gate-to-drain capacitance; output resistance; transconductance. Then simple transformation (see Appendix, Section B) and matrix multiplication yield desired network parameters for the impedance field calculation.
E. Device Segmentation
An important question to be considered is how dense the segmentation should be. Although the MOSFET is a nonuniform transmission line under actual operating conditions, a uniform transmission line analysis can provide a crude idea about the segmentation issue. The MOSFET can be considered as a uniform transmission line only under zero drain bias. In such a case, we can derive the noise characteristic for an assumption-free unsegmented transmission line. Fig. 4 shows the calculated noise power spectra for an unsegmented uniform transmission line (see Appendix, Section C). Contrasted to common circuit design assumptions [1] , at very high frequencies, the drain noise has frequency dependence and the gate noise is not proportional to the square of the frequency. Obviously the correlation between drain noise and gate noise will also differ across this frequency range. Nevertheless, this would not be important in most practical situations because these changes take place in a range above the cutoff frequency ( ).
To examine the segmentation limit, a segmented case has been compared with unsegmented results of Fig. 4 . Fig. 5 (a) and (b) respectively show the error in drain and gate noise calculation caused by segmentation for different sizes and frequencies. It is obvious that the smaller error is achieved by the denser segmentation and the smaller ratio of the device length to the wavelength. For example, to maintain an error of less than 1 percent, should be less than m, which corresponds to an upper frequency limit of 280 GHz for a 0.25 m device divided into 20 segments. If the numbers of segment are 4 and 10, the lower limits of error are 6.2% and 1.0% respectively. Note that the number of segments imposes a lower limit on the error of gate noise calculation in Fig. 5 (b) due to the distributed nature of the device. By comparing these indices to the average meshing distance of device simulators and the cutoff frequency of the 0.25 m MOSFET (about 30 GHz in the actual operation region), we can conclude that the segmentation itself practically would not impose any limit.
III. NOISE SIMULATOR IMPLEMENTATION
A. Two-Dimensional Device Simulator
The proposed noise simulation method has been implemented as a postprocessor of MEDICI [19] , a commercial 2-D numerical device simulator. MEDICI is in conjunction with TSUPREM4 [20] , a commercial 2-D numerical process simulator, and equipped with field-dependent mobility models [21] , [22] . The simulator also provides self-consistent solutions of carrier density, mobility, and carrier temperature based on the carrier-temperature-dependent mobility model, thermal diffusion current model, and carrier-temperature-based impact ionization model when the HD model [23] is selected.
B. Two-Dimensional to 1-D Transformation
The noise analysis of devices is based on ac sensitivity analysis. To take advantage of the 1-D transmission line analogy, we thus need to extract the 1-D ac equivalent circuit using 2-D solutions. Assuming local small-signal parameters are frequency independent, we mimicked the ac behavior using local perturbations of dc quantities acquired from three bias conditions: the desired bias ([ , ] ) and two adjacent biases ([  ,  ] and [ , ] ). The same technique has been adopted in HELENA [25] and is known to be valid up to , which sets the applicable frequency limit of the proposed mixed approach.
The small-signal parameters associated with Fig. 3 are deduced as follows: (9) (10) (11) where denotes a differential quantity for different sets of bias; sum of inversion charge in the channel; difference between the gate electrode potential and the local source potential; potential difference between the local drain potential and source potential; current at the drain electrode. Note that changing affects not only but also and vice versa. Fig. 6 illustrates how those local quantities are determined. The local potential has been obtained from the nodal quasiFermi level along the Si/SiO interface; the inversion charge has been calculated by summing up the product of the nodal carrier density and its associated area along the -direction. MEDICI uses the finite-box discretization method [24] with a triangular mesh structure. While MEDICI allows the irregular triangular mesh, only right-angled one was used in our implementation to simplify the summing up procedure for the inversion charge. The extracted 1-D small-signal equivalent circuit has been verified by comparing terminal characteristics of the 2-D device-capacitance, transconductance, and output resistance-to the first-order terms of s deduced for the entire MOSFET as shown in Fig. 3 .
C. Microscopic Noise Source Calculation
The local noise source has been approximated using the spreading diffusion coefficient. Since MEDICI implicitly assumes the Einstein relationship, the local noise spectrum can be obtained as follows: (12) (13) where carrier temperature; dc mobility; dc resistance of a segment. We have assumed that a segment is a homogeneous resistor with the carrier temperature at the Si/SiO interface since the inversion layer has only tens of angstroms in thickness and its temperature distribution is almost homogeneous. For a piece of silicon, this approximation successfully depicted the reported field dependence of diffusion coefficient [9] . For more precise simulation, needs to be acquired through either Monte Carlo simulations [25] or experiments [9] , as a function of the electric field or energy. Nevertheless, the above approximation causes a negligible error in the MOSFET noise calculation because, as to be discussed in Section IV, the actual contribution to the drain or gate noise is dominated by the source junction side where is about the same to .
IV. RESULTS
We have performed noise simulations of nMOSFETs from an industrial 0.25 m CMOS process. No optimization was done except for the doping profile calibration process. The structure and doping of the device were directly imported from TSUPREM4 and all model parameters were kept at the default values in MEDICI simulations. Simulated dc characteristics showed good agreement with measured results for both the DD and HD transport models.
Using a classical noise theory as applied to circuit design, the white spectrum of drain current noise, blue spectrum of gate current noise, and their cross correlation coefficient are given by [26] (14) (15) (16) where and bias-dependent factors; drain output conductance under zero drain bias; real part of the gate-to-source admittance; and cross correlation coefficient. For long channel MOSFETs, satisfies the inequality . The value of 2/3 holds when the MOSFET is in the saturation region, and the value of one is valid when the drain bias is zero [18] . Also for long channel MOSFETs in saturation, and are reportedly 4/3 and [5] . As shown in Fig. 7 (a) and (b), the long channel simulation results exhibit good agreement with the classical values, regardless of the transport model used in device simulation. Jindal [3] and Abidi [4] have reported increased values of in submicron nMOSFETs. As the channel length decreases, only the HD simulation results show gradual increases of and in Fig. 7(a) . Both models yield increased correlation factor in Fig. 7(b) and it suggests that this would mitigate the impact of larger and on the noise figure. Some oscillatory behavior was observed in the bias dependence of HD results and may be caused by the numerical stability problem related to the HD model implemented in MEDICI. The HD simulation results in Fig. 8 compare the spectral density distribution of the local noise source with its actual contribution to the drain noise along the channel. Because the drain and gate noise are highly correlated, contributions to the gate noise show a similar distribution. The drain noise distribution justifies the approximated noise source given by (13) and also suggests that the increases of and in short channel MOSFETs are not due to carrier heating near the drain junction but due to the impedance field near the source junction. Namely, even if the local noise source is kept to the DD value, the HD impedance field still yields the same results. This contradicts recent MOSFET noise modeling approaches that have explained the behavior of and based on the hot carrier effects [27] , [28] . Their primary problem is that voltage sources are used to represent the local fluctuations, assumed to be uncorrelated even though the local noise voltage sources are correlated, unlike the noise current sources [29] , [30] .
The approximated impedance field formulation suggests that the local ac resistance ( ) is primarily responsible for the difference between two transport models in the impedance field. While the DD model determines the mobility based on the electric field, the HD model determines it based on the carrier energy whose changes in the device are not spatially synchronous with changes of the electric field. This phenomenon is called nonlocal nature of carrier transport and causes mobility deviating from the classical model. Unlike near the drain junction, the electric variation near the source junction is small enough that the HD model gives almost the same value of mobility but, due to the spatial nonlocal effect, the HD model exhibits a much smaller differential mobility and subsequently causes a higher local ac resistance and larger impedance field.
A 0.25 m nMOSFET with m was measured using the ATN NP5B system [31] to examine the validity of the noise simulation. To compare the intrinsic part only, the pad loss [34] has been properly de-embedded by removing the parasitic components of the noise correlation admittance matrix from that of the total matrix as proposed by Morifuji et al. [35] . The de-embedding procedure is critical in performance measurements of intrinsic noise since the ac current path from the bonding pad, via the conductive substrate to the ground, causes a significant influence on measured , especially for silicon technology. Although the distributed resistance of the gate electrode [33] can cause increases in and , this contribution has been neglected because the gate electrode of the MOSFET was silicided and divided into 5 m-width-fingers during layout. Finally the simulation results are transformed (see Appendix, Section D) from the noise power spectral density and their cross correlation coefficient based on the equivalent circuit in Fig. 3 . The transformed intrinsic data for the DD model largely underestimates the noise performance, achieving less than half that of HD model in and . The HD case also shows some discrepancy in and , while is in good agreement [36] as shown in Fig. 9 . Since is mainly determined by the small signal equivalent circuit of the MOSFET, which is verified using the current and capacitance of the device, a large discrepancy in implies that the de-embedding procedure was not satisfactory. Large size MOSFETs inherently include semi-intrinsic components, also showing a dependence on the layout scheme employed. Because is closely related to , correction of may improve agreement of simulated . In Fig. 10(a) and (b) , an increase in by a factor of 1.7 is used in the transformation to fit model results with the measured ; excellent agreement of is then observed in both bias and frequency dependencies. The accuracy of intrinsic noise simulation is thus clearly satisfactory and it is possible to estimate circuit level noise performance, based on technology parameters contained in the simulation model.
V. CONCLUSION
An accurate and computationally efficient simulation technique for high frequency noise performance of deep submicron MOSFETs is proposed. This technique is based on an active transmission line concept but uses 2-D device simulation. The Langevin stochastic source term is introduced as a local noise source and the small-signal behavior of the MOSFET is represented by a cascaded two-port network characterized in a common gate configuration. Since the local static quantities required for noise calculation are imported from a 2-D numerical device simulator using advanced transport models, this technique is able to capture dispersive nonequilibrium effects and incorporate second-order effects caused by complex processing. Background of the proposed approach includes details of the impedance field formulation. Segmentation itself does not cause significant error in the noise calculations within a practical range of frequencies and meshing elements. The long channel noise simulation results are in good agreement with classical values; short channel results based on the HD model successfully describe the reported excess noise in short channel MOSFETs. The transformed simulation results of the HD model show excellent agreement with the de-embedded measurement data, both in bias and frequency dependencies, while the DD model largely underestimates the experimental results. This paper demonstrates and explains the importance of advanced (i.e., HD) transport models for 2-D noise analysis and also verifies the use of the model based on noise simulation results for deep submicron MOSFETs. The proposed simulation technique is accurate and fast enough for practical RF noise performance analysis of deep submicron MOSFETs.
APPENDIX
A. Impedance Field Formulation
As illustrated in Fig. 2 , all electrodes are short-circuited to ground. The noise current is divided into and , and subsequently induces (voltage across the local node and gate node), (current flows from the left to right blocks), and three short-circuited electrode currents ( , , and ). Basic KCL conditions governing the network are (17) (18) (19) Simple two-port network analysis for the left block yields (20) (21) where the s are admittance parameters of the subdevice located between the source and equipotential line passing by . Also, network analysis for the right block gives (22) (23) where s are admittance parameters of the subdevice located between the equipotential line passing by and the drain. Then, combining (17)- (23) leads to impedance fields (7) and (8).
B. Matrix of the MOSFET
For a common-gate configuration
where and .
C. Unsegmented MOSFET Noise Spectra
When is the channel length, is the channel resistance, and is the total oxide capacitance, the characteristic properties are (28) (29) where propagation constant whose real and imaginary parts; and attenuation constant and phase constant of the line, respectively; characteristic impedance of the line.
Then the required network parameters for the impedance field calculation are easily derived, as follows:
Thus the terminal noise power spectral density terms and their cross correlation coefficient are
where
D. Transformation of Noise Parameters
Note that parameters are for a common source configuration while s are for a common gate one.
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